The Design of a Multi-bit Quantization Sigma-delta Modulator
نویسندگان
چکیده
منابع مشابه
The Design of a Multi-bit Quantization Sigma-delta Modulator
Sigma-delta ACD has two main parts: analog modulator and digital filter, the performance of modulator determines the performance of sigma-delta ADC, so the design of modulator is very important. The paper introduces the principle of sigma-delta AD modulator with high accuracy and the applied over sampling technique, noise shaping technique and multi-bit quantizer technique. Determining the desi...
متن کاملMash 2-1 Multi-bit Sigma-delta Modulator for Wlan
This paper mainly explores how oversampling and feedback can be employed in high-resolution modulators to extend the signal bandwidth into the range of megahertz, where oversampling ratio is constrained. A 2-1 cascaded multi-bit architecture suitable for broad-band applications is presented, and a linearization technique referred to as partitioned data weighted averaging (DWA) is introduced to ...
متن کاملComparator Design for Delta Sigma Modulator
In wide band communication systems, low power and high speed ADCs forms the main building blocks. These ADCs are commonly seen in the front end of the radio frequency receivers. Comparators are used in these ADCs. A CMOS Comparator design, based on amplifier-push pull inverter circuit is elaborated in this paper, which is intended to be used as the 1-bit ADC required for the implementation of a...
متن کاملStable equilibrium study cascaded one bit sigma-delta modulator
Stable equilibrium study cascaded one bit sigma-delta modulator In the paper defines a boundary of stability zone for sigma-delta modulator. The boundary depends from inner sigma-delta modulator coefficients. For designing purposes such result could use to find or compare some appropriate schemes with each other. It's proved some statements and showed that boundary could be found theoretically ...
متن کاملThe Design of A High-Bandwidth Sigma-Delta Modulator
The design of a high-bandwidth Σ∆ modulator which achieves 10 bits of resolution with a conversion rate of 20 MS/s is presented. The oversampling ratio is 16, requiring a sampling frequency of 320 MHz. The modulator is implemented as a fourth-order 2-1-1 cascade using switched-capacitor integrators, which is amenable to simple implementations in a CMOS process. The component values are scaled t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Signal Processing, Image Processing and Pattern Recognition
سال: 2013
ISSN: 2005-4254,2005-4254
DOI: 10.14257/ijsip.2013.6.5.24